A Systemc Cache Simulator for a Multiprocessor Shared Memory System

Alfred Mutanga

Abstract


In this research we built a SystemC Level-1 data cache system in a distributed shared memory architectural environment, with each processor having its own local cache. Using a set of Fast-Fourier Transform and Random trace files we evaluated the cache performance, based on the number of cache hits/misses, of the caches using snooping and directory-based cache coherence protocols. A series of experiments were carried out, with the results of the experiments showing that the directory-based MOESI cache coherency protocol has a performance edge over the snooping Valid-Invalid cache coherency protocol.

DOI: 10.5901/ajis.2013.v2n7p85


Full Text: PDF

Licenza Creative Commons
This work is licensed under Creative Commons Attribution 3.0 License.

Academic Journal of Interdisciplinary Studies ISSN 2281 3993(Print) ISSN 2281-4612(Online)

Copyright © MCSER-Mediterranean Center of Social and Educational Research

To make sure that you can receive messages from us, please add the 'mcser.org' domain to your e-mail 'safe list'. If you do not receive e-mail in your 'inbox', check your 'bulk mail' or 'junk mail' folders..